Abstract
A new compact and scalable psp model for the layout proximity effect of poly gate in 40nm CMOSFET is proposed. This model takes into account the impact of gate space and neighboring gates number on mobility and flatband voltage. With the silicon verification, saturation current change up to 5%–7% and flatband voltage change up to 6-8mv is modeled in the constructed model. Vthlin, Idlin and Gmmax are also monitored. These good results show the importance of the new model for circuit design in advanced CMOS node.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
