Abstract

Sub-100 nm P+/N junctions were fabricated using plasma immersion ion implantation (PIII). With this technique, the silicon wafer was immersed in SiF4/BF3 plasma and biased with a negative voltage. The positively charged ions in the plasma sheath were accelerated by the electric field and implanted into the wafer. The dose rate of PIII can be much higher than that of conventional ion implanter. Whereas the dopant activation behavior is similar. For extremely shallow P+/N junction formation, sample preamorphization and short cycle rapid thermal annealing (RTA) are required. With SiF4 PIII preamorphization followed by BF3 PIII doping and RTA at 1060 °C for 1 s, 80 nm P+/N junctions were successfully obtained. Test diodes fabricated with this technique show good characteristics.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.