Pipelined RISC Processor Design and FPGA Implementation

Abstract

This paper presents a pipelined RISC architecture processor. Five-stage pipeline is used to enhance the performance. Test results show that: the design of processor able to accurately perform all instructions, reaching the functional requirements, and greatly improved performance. Finally, implement the pipelined RISC processor in FPGA.