Abstract

A technique to characterize interface traps near the minority carrier band for wide bandgap metal-oxide-semiconductor (MOS) capacitors at room temperature is presented. The method uses photogeneration of minority carriers and transient analysis of the subsequent photocapacitance decay to evaluate trap response times. The technique is demonstrated using n-type substrate 6H- SiC/SiO2 MOS capacitors to extract interface trap density (Dit) ranging in energy from 0.2 to 0.8 eV above the valence band edge (Ev) and trap cross sections from 0.4 to 0.7 eV above Ev. For the given material system, traps near Ev exhibit significant differences between n-and p-type substrate MOS capacitors.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call