Abstract
The two tasks involved in the design of VLSI systems, synthesizing the circuit and then analyzing it to verify the desired behavior and performance, are becoming intertwined, and performance constraints are being used to drive synthesis. This approach requires the ability to explore efficiently many design options and to find global optima over the several consistently aligned representation levels simultaneously. General requirements for performance-directed synthesis are characterized, followed by an overview of algorithms used for performance optimizations both within and between the several levels of representation. The need for techniques for simultaneous constraint optimization and a perspicuous characterization of the total design space is highlighted. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
