Abstract
The results of an experimental study of the performance of very high density 8, 128, and 256 bit CCD shift register structures are presented. The primary topics discussed include transfer efficiency, frequency response, impact of fat zero operation, and observed temperature dependency.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
