Abstract
An electrical model to characterize the transmission path from a printed wiring board to a high-speed chip is proposed. The model accounts for the important constraint of inductive noise. The parameter values of the transmission path depend on the physical design of the electrical interconnections. For various input signal rise times (i.e., 0.1 ns), the following results are presented: the reflected waveform, the energy of the reflected waveform, and the waveform received at the chip. These results lead to definite performance limits (e.g., bit rate) for the electrical interconnections from a printed wiring board to a high-speed chip. For advanced physical designs, tolerable pulse-waveform degradation occurs for bit rates of a few Gb/s. However, for much higher bit rates, serious pulse degradation can occur. The model can also be used to analyze high-speed connectors and general chip packages. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Components, Hybrids, and Manufacturing Technology
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
