Abstract
This paper presents a novel technique for extracting fundamental frequency positive sequence (FFPS) component of the grid voltage based on multiple delayed signal cancellation (MDSC). This technique can be used as a pre-filter of conventional phase-locked loop (PLL) for grid synchronization. With this the dynamic performance of the PLL is enhanced even under disturbed grid voltage conditions. In comparison with classical generalized delayed signal cancellation (GDSC) and cascaded delayed signal cancellation (CDSC) techniques, the new MDSC technique provides more flexibility to configure the undesired order of harmonics, improved response time and requires less memory for delay blocks. To further improve the response time of the method, variable time-period MDSC (VT-MDSC) is also proposed. Both qualitative analysis and numerical experiments have been performed to demonstrate advantages of the proposed techniques.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
