Abstract

Summary form only given. Silicon-on insulator (SOI) is an attractive material compared with bulk silicon substrate for high speed, low power, low voltage complementary metal oxide semiconductor (CMOS) integrated circuits. A bond-cut process, commercially referred to as Smart-Cut/sup TM/ developed by SOITEC, has provided excellent SOI wafers. One of the critical steps of Smart-Cut is to implant a fairly high dose of hydrogen into the wafer to form a plane along which the wafer can crack. Conventional beam-line ion implantation can be replaced by plasma immersion ion implantation (PIII) to achieve a higher throughput and lower cost. For hydrogen PIII/bond-cut, the coexistence of H/sup +/, H/sub 2//sup +/, and H/sub 3//sup +/ in the plasma tends to spread the implanted hydrogen profile that cracking may not occur uniformly. Hydrogen plasma immersion ion implantation (PIII) into a 200 mm diameter silicon wafer placed on top of a cylindrical stage has been numerically simulated by the particle-in-cell (PIC) method. The plasma consists of three hydrogen species H/sup +/, H/sub 2//sup +/, and H/sub 3//sup +/ in different ratios. The retained dose and sputtering loss are calculated by TAMIX.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call