Abstract
Chip designs, for both logic and memory, are becoming increasingly large and complex. It is not unusual for the postprocessing of these designs to be one of the biggest bottlenecks in the mask order processing pipeline. To address this bottleneck a parallel postprocessing system was developed. It was named P5 for practically perfect parallel postprocessor. This system is in use for production processing of designs to be written on IBM’s EL4+ electron beam lithography tool located in the Advanced Mask Facility in Essex Junction, VT. In addition the system is being enhanced with the addition of hierarchical data handling capability. Early results of this enhancement work are presented in this article.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
