Optimizing quarter and sub-quarter micron CMOS circuit speed considering interconnect loading effects

Abstract

An experimentally confirmed accurate CMOS gate delay model is applied to the CMOS ring oscillators with interconnect loading. The optimum gate oxide thickness T/sub ox/ should be chosen differently as interconnect loading varies. Guidelines in choosing optimum T/sub ox/ for different interconnect loading, combined with channel length and power supply scaling, are obtained.