Abstract

The formation of thin capacitor dielectrics for Megabit DRAM's has to be accomplished on structured silicon substrates. Single layer thermal oxides do not meet the requirements of a high breakdown field and sufficient long time stability. We report on the technology of oxide-nitride-oxide (ONO) triple layers on silicon which have proved to be reliable dielectrics for DRAM applications. We discuss the formation of the bottom and the top oxide as well as the intermediate Si 3N 4 layer. Scaling of the ONO thickness is a problem because of anomalous oxidation occuring during top oxide formation. We present methods for further scaling by using CVD processes partially or fully for the oxide layers. In addition, scaling with high-ϵ dielectrics substituting the nitride layer is discussed. Finally we address the problem of thickness determination for ONO layers.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.