Abstract
This contribution describes developments in the use of numerical optimization techniques as part of a package whose function is to generate silicon-level layout for general analog functional modules from high-level specifications. The investigation is using switched-capacitor filters as a case study that is representative, in terms of its associated physical layout problems, of many classes of analog circuits.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have