Abstract
Impurity decoration of grain boundaries (GB) introduces deep levels and enhances their recombination activity. In this study we use the standard DLTS technique to investigate the influence of the GB structure on the electrical properties of mc-Si. The detected DLTS spectra have an opposite signal compared to the usually known majority carrier peaks of deep levels, but standard DLTS analysis can yield trap energies and capture cross sections. By comparing the properties between GB and intra-grain regions with similar minority carrier lifetime, it is considered that the DLTS signals might be due to traps generated in the extended defects present both at GBs and grains. It is observed that ∑3 GB has deep level traps at the same energy level as ∑9 GB, while the trap concentration in the former one is lower than the latter. Furthermore, a phosphorous gettering treatment can reduce the recombination activities both in the grains and at the GBs.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
