Abstract

Testing of delay faults in sequential circuits is the main topic of this paper. The proposed testing methodology exploits at first the possibility of a functional approach, thus, some relationships between a functional fault model and the gate level delay fault model are illustrated. The cooperation between a combinational test pattern generator (TPG), working at the gate level, and a functional TPG is illustrated. Such a proposed test strategy achieves the full fault coverage, as shown with a set of benchmarks. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.