Abstract
The debugging is the design gap bottleneck of today’s complex HDL (Hardware Description Language) design. Base on the design and simulation dumping, this paper proposes an automatic bug diagnosis method. By analyzing the difference between the output signals wave forms of HDL design and the design 10 timing specification, each HDL statement is given a weight indicating the degree of probability of a bug. The experiments show that our approach can identify a bug with 89% accuracy.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: Journal of Discrete Mathematical Sciences and Cryptography
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.