Abstract
Fault tolerant semiconductor memory array designs are proposed for enhancing yield and improving reliability. Reconfiguration is achieved through redundancy in memory cell clusters, single and multiple rows, and single and multiple columns. The factors that affect the amount of redundancy are analytically determined and the effect of reconfiguration on the yield, reliability and area overhead are analyzed.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
