Abstract
Influence of gate bias on creation-passivation processes of interface traps in irradiated n-channel MOS transistors during thermal annealing has been investigated. The experimental results, which show the dependence of these processes on gate bias, are explained by combined hydrogen-water (H-W) model. The modelling of kinetics of creation and passivation of interface traps, based on bimolecular theory and numerical analysis, is also performed. Numerical simulation shows that H-W model predicts the maximum of interface trap density and latent interface trap buildup during thermal annealing.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
