Abstract

A through Si-substrate via-hole under the active area of GaN-based HEMTs grown on Si substrates is proposed to reduce the maximum junction temperature. Due to the large lattice mismatch between Si and GaN, an AlN nucleation layer and an AlGaN transition layer are required to grow GaN layers on Si substrates. This AlN nucleation layer is very defective and thermally resistive. The proposed through Si-substrate via-hole offers access to this AlN nucleation layer from the back side of the wafer. By removing this highly thermally resistive layer and plating the via hole with copper, the maximum junction temperature can be reduced from 146 to 120 °C at a power density of 5 W/mm. Besides reducing the maximum junction temperature of the HEMT, this through Si-substrate via-hole can be electrically connected to the source contact and act as a backside source field plate to reduce the maximum electric field around the gate edges and thereby increase the drain breakdown voltage. If this through Si-substrate via-hole is connected to the front gate pad, it can also behave as a back gate to improve front gate modulation.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.