Abstract

Redistribution of interface trap capacitance (Cit) was observed in non-planar substrate metal-oxide-semiconductor (MOS) capacitors with ultra thin oxides. It was found that the behavior of Cit of non-planar substrate MOS capacitors is dependent on the non-planar portion. The non-planar devices exhibit two peaks distribution in Cit due to multiple surfaces effect. A Cit model combining uniform and non-uniform areas effect was proposed for the observation. The non-uniform substrate MOS capacitors exhibit significant non-uniform deep depletion behaviors and degradation in constant voltage stress reliability.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.