Abstract
This brief presents an evaluation tool of the noise figure reduction that can be achieved by adding a low-noise amplifier in a near- $f_{\max}$ frequency receiver. After choosing a suitable topology and assessing its frequency dependence, an analytical derivation is carried out and preliminary frequency constraints are found. The analytical assessment is followed by a practical example using the CMOS 65-nm technology as a reference for millimeter-wave technologies, where $f_{\max}=234 \text{GHz}$ .
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.