NBTI Degradation and Recovery in Nanowire FETs

S Das,C K Maiti,S Dey,T.P Dash,J R Jena,E Mohapatra

doi:10.1109/devic.2019.8783566

NBTI Degradation and Recovery in Nanowire FETs

S Das, C K Maiti + Show 4 more

https://doi.org/10.1109/devic.2019.8783566

Copy DOI

Publication Date: Mar 1, 2019

Citations: 3

Affiliation: Siksha O Anusandhan University

#Negative Bias Temperature Instability #Negative Bias Temperature Instability Behavior + Show 8 more

Abstract
Full-Text PDF
Similar Papers

Abstract

Following the downscaling roadmap for planar MOSFETs, non-planar (3-D) multiple-gate architectures are becoming essential for ultimate scaling of CMOS devices. Negative bias temperature instability (NBTI) is one of the key device reliability issues which exhibit some different features at nanoscale. In this work, the NBTI reliability issues of p-channel gate-all-around silicon nanowire transistors (SNWTs) have been investigated. When stressed, NBTI behavior in SNWTs show fast initial degradation, quick degradation saturation and then a special recovery behavior.

Full Text