Abstract
A multibit delta-sigma (/spl Delta//spl Sigma/) DAC employing enhanced noise-shaped dynamic element matching (DEM) architecture is presented. The architecture for implementing a noise-shaped DEM algorithm for use in multibit delta-sigma (/spl Delta//spl Sigma/) converters is analyzed. The suggested architecture shows the performance improvement as compared to previous solutions. System operation is discussed and hardware realization of the proposed architecture is described. A five-level /spl Delta//spl Sigma/ digital-to-analog (D/A) converter incorporating the proposed DEM architecture has been fabricated in a 0.12-/spl mu/m single-poly CMOS process. Finally, measured results are presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
