Abstract
In this paper, it is aimed to realize a systematic approach for the realization of the MOS only complex polyphase filters which occupy small chip area. For this purpose, we used a technique based on adding cross-coupled transistors realizing local positive feedback, which, in turn, increases filter time constants. Thanks to this method, a substantial reduction in the filter chip area is achieved without having to use bulky on chip capacitors. The usefullness of the approach is validated by comparing the layouts of the designed CMOS circuit with the conventional RC polyphase filter. Post-layout simulation results using SPECTRE in CADENCE design environment are provided to verify feasibility of the proposed complex filter.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
