Modulo (2/sup p/ ± 1) multipliers using a three-operand modular addition and Booth recoding based on signed-digit number arithmetic

Abstract

A new three-operand modulo (2/sup p/ /spl plusmn/ 1) addition is presented, performing a carry-save addition and a two-operand modular addition based on the p-digit radix-two signed-digit (SD) number system. When a modulo (2/sup p/ /spl plusmn/ 1) multiplier is constructed as a ternary tree structure with the three-operand modular adders, the modular multiplication time is proportional to log/sub 3/p. When a serial modular multiplier is constructed, we give two architectures using the two-operand and three-operand modular adders, respectively. A Booth recoding method is also proposed to reduce the modular partial products. The design and simulation results by VHDL show that high speed modular multipliers can be obtained by the presented algorithms.