Abstract
MoS2 FETs are innovative devices for non-CMOS microelectronics owing to their extremely good band gap, carrier properties and ability for large-scale processing and manufacturing. In this paper we discuss the modelling of MoS2 transistor and circuit simulation of MoS2 FET and design inverter using MoS2 transistor circuits. The model supports various design of transistor parameters like the channel length, width, oxide separation, MoS2 material as channel. The drain current for single layer MoS2 FET is presented. First, a direct description of the drain current Id has been obtained with respect to the drift-diffusion process for carrier mobility along the single layer MoS2 FET. The designed transistor model has been simulated. Based entirely on the current model, the MoS2 transistor inverter circuits for low-power applications are addressed. In order to explore the design space of MOS2 based transistors we have conducted SPICE simulations on digital logic circuits such as inverters. We show that MoS2 outperforms Si-based CMOS.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.