Modeling defect-level switching for nonlinear and hysteretic electronic devices

Abstract

Previously, we demonstrated hysteretic and persistent changes of resistivity in two-terminal electronic devices based on charge trapping and detrapping at immobile metastable defects [Yin et al., Phys. Rev. Appl. 15, 014014 (2021)]; we termed these defect-level switching (DLS) devices. DLS devices feature all-electronic resistive switching and thus are volatile because of the “voltage-time” dilemma. However, the dynamics of volatile resistive switches may be valuable for emerging applications such as selectors in crosspoint memory and neuromorphic computing concepts. To design circuits using these volatile resistive switches, accurate modeling is essential. In this work, we develop an accurate and analytical model to describe the switching in DLS devices, based on the established theories of point defect metastability in Cu(In,Ga)Se2 (CIGS) and II–VI semiconductors. The analytical nature of our model allows for time-efficient simulations of dynamical behavior of DLS devices. We model the time durations of SET and RESET programming pulses, which can be exponentially shortened with respect to the pulse amplitude. We also demonstrate the concept of inverse design: given desired resistance states, the width and amplitude of the programming signal can be chosen accordingly.