Abstract
Derives a physics-based circuit model for complex via hole structures in printed circuit boards. The via hole is modeled as a cascade of capacitance and inductance matrices. Capacitance values are computed using a three-dimensional electrostatic solver and inductance values are computed from a two-dimensional quasi-TEM solver. This model is valid at frequencies up to a few gigahertz for typical via hole geometries, where the return current follows a well defined path.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
