Abstract

Trench isolation and SOI substrates have made is possible to integrated high voltage devices together with low voltage circuitry, due to the total galvanic isolation. However, the trenches and the buried oxide of the SOI substrate do affect the total capacitance of the high voltage devices, and give rise to capacitive coupling between adjacent cells. In order to predict those effects, equivalent circuit models are developed in this paper. The models are physically based, and the model parameters are determined by analytical expressions using the geometry of the structures. The models are shown to provide good accuracy in a wide frequency range in comparison to simulated and measured data.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.