Abstract
NMOS and PMOS devices have been successfully fabricated on SSOI wafers with a 20 nm strained Si layer. The electron and hole mobility enhancements are 115% and 45%, respectively. The SSOI wafer was fabricated by direct wafer bonding with the strained Si on thin SiGe (300 nm) virtual substrate transferred to the oxidized handle wafer by splitting. Strained SiGe depositing H/sub 2//sup +/ implantation, and SiGe lattice relaxation annealing are sequentially performed for the thin SiGe virtual substrate fabrication.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
