Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes

Abstract

In advanced nodes, standard-cell libraries can be developed with different heights (e.g., in FinFET technology, corresponding to different numbers of fins). Larger heights provide higher drive strengths, but at the cost of larger area and power consumption as well as pin capacitance. Cells with smaller heights are relatively smaller in area, but have weaker drive strengths and are more likely to suffer from routing congestion and pin accessibility issues. Existing design methodologies and tool flows are able to mix cells with different heights at the block level (i.e., each block contains cells of a particular height). To our knowledge, no design methodology in the literature mixes cells of different heights in a fine-grained manner. In this work, we propose a novel physical design optimization flow to implement design blocks with mixed heights in a fine-grained manner. Our optimization resolves the chicken-and-egg loop between floorplan site definition and the optimized choices of heights after placement. Comprehending the constraints and costs of mixing cells of different heights (e.g., the breaker cell area overheads of row alignment between sub-blocks of 8T and 12T rows), our optimization achieves 25% area reduction versus 12T-only implementation while maintaining the same performance, and 20% performance improvement versus 8T-only implementation while maintaining similar total area.