Abstract

The GE Corporate Research and Development Center in Schenectady, NY, has developed an innovative multichip module (MCM) technology-high-density interconnect (HDI)-that provides a high performance solution to packaging and interconnection needs. To address commercial markets, a low-cost solution for MCMs has to be found. This paper presents an approach to reduce the IC pretest cost to a minimum in the absence of industry accepted known good die. The IC pretest method presented is based on the assumption that adequate testing is being performed by the component manufacturer and that a relevant subset of tests can screen for component defects occurring after wafer test. This approach differentiates between device complexities, their quantity, and function in the digital MCM. Using this methodology, in the absence of a fully developed KGD environment. IC pretest is a requirement for MCM prototype quantities and small production runs. Validation data for the test methodology is presented together with a discussion of the respective limitations and drawbacks. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.