Abstract
In this paper, we present detailed fabrication process and high-frequency characterization of through-wafer copper-filled via holes ranging from 40 /spl mu/m to 70 /spl mu/m in diameter on 400 /spl mu/m-thick silicon substrates. The high aspect ratio via holes are achieved by carefully tuning the inductively coupled plasma (ICP) etching process and the high aspect ratio via holes are filled completely using a bottom-up electroplating approach. The fabricated via holes were characterized using different resonating structures and the measured inductance and resistance of the 70 /spl mu/m via are 409 pH and 0.154/spl Omega/ respectively. In addition, the effect of the via arrangement on the resulting inductance are also evaluated.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
