Abstract
Metal contamination impact on transistorsโ degradation has been widely studied. Nonetheless, most of the work has been performed on blanket wafers, or based on punctual yield crisis during the integrated circuitsโ manufacturing. This paper proposes a comparison of the contamination and metals removal efficiency between blanket wafers and inside deep silicon trenches.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
