Abstract
Memory operation is shown to be exhibited by avalanche injection of charge into the gate dielectric of an m.n.o.s. transistor. The performance of the memory is dependent upon the transistor source–drain spacing and the avalanche condition.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
