Abstract
The look-up-table (LUT) is widely used in the field of the field programmable gate arrays (FPGA), in which the high efficiencies of energy consumption, area, and speed are primarily concerned. In this paper, a new interconnected LUT structure constructed by the core element of the magnetoelectric spin–orbit logic (MESO) device is proposed. A SPICE model of a MESO-LUT circuit to achieve a two-input logic function is established by which the writing, reading and standby power consumptions are investigated. Comparing with the state-of-art LUT designs based on spin–orbit torque device, resistive switching memory and clockless spin-based LUT, the number of the auxiliary transistors of the proposed 6-input MESO-LUT respectively decreased ∼ 13% , ∼41% and ∼ 81%,due to the property of representing the information by current direction which is promising in the future low power application scenario.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
