Memory controller optimization for high-speed operation

Abstract

Listen

Translate article

Static random access memory is used by most conventional processors as cache storage. To store information in the caches, other technologies have been employed, such as integrated dynamic-random access memory and Synchronous Dynamic Random Access Memory (SDRAM). SDRAM has a higher transmission rate than asynchronous Random Access Memory (DRAM). A memory controller is needed to control the data flow. Additionally, a high-speed storage controller consumes a lot of dynamic power. This necessitates the use of a memory controller that is optimized to reduce the power consumption of the memory controller. Due to increased power consumption and the requirement for more expensive packaging, multiple memories aren't feasible from a financial standpoint. Thus, memory sharing and power consumption are reduced, resulting in lower cost per bit. The study suggests reducing the memory controller's dynamic power by reducing switching operations and boosting refresh. These studies seek to implement a controller architecture based on the refresh method switching power optimization in an ASIC (ASIC). There is a review of the performance of the Xilinx Simulator for ISE.