Abstract
A new programmable frequency divider technique based on the memory-control of a prescaler is presented. It is particularly suited to FPGA or PLD implementations and for use in conjunction with stored-sequence or other fractional-N frequency synthesiser architectures.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
