Abstract
A massively parallel architecture for quadratic digital filters is introduced. It is obtained by using matrix and vector decomposition forms and consists of a set of parallel one-dimensional IIR (infinite-impulse-response) filters in cascade with square-in add-out types of operations. This architecture exhibits great modularity and regularity as well as flexibility and generality. The data throughput delay, cost (which is proportional to chip area), and roundoff error effects of the proposed structure are derived, and comparisons with other already available implementations are made. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
