Macro-cell placement for analog physical designs using a hybrid genetic algorithm with simulated annealing

Abstract

Practical analog layout synthesis techniques have been the subject of active research for the past two decades to address the growing gap between the increasing chip functionality and the design productivity. In this paper, we present a novel macro-c