Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM

Abstract

Design of a low-energy power-ON reset (POR) circuit is proposed to reduce the energy consumed by the stable supply of the dual supply static random access memory (SRAM), as the other supply is ramping up. The proposed POR circuit, when embedded inside dual supply SRAM, removes its ramp-up constraints related to voltage sequencing and pin states. The circuit consumes negligible energy during ramp-up, does not consume dynamic power during operations, and includes hysteresis to improve noise immunity against voltage fluctuations on the power supply. The POR circuit, designed in the 40-nm CMOS technology within 10.6- $\mu \text{m}^{2}$ area, enabled $27\times $ reduction in the energy consumed by the SRAM array supply during periphery power-up in typical conditions.