Abstract
Conduction behaviour of n-MOSFET capacitors with an oxide thickness (Tox) of 18.5 Å was investigated before and after constant current stress. It was found that stress-induced leakage current (SILC) strongly depends on the low sense voltages. Conduction mechanism of the low voltage SILC (LV-SILC) was analysed systematically, based on the assumption that the LV-SILC is due to interface trap-assisted tunnelling (ITAT) process. Using the LV-SILC as a probe, the generation of interface defects was probed by the LV-SILC. Interface defects in both anode and cathode are involved in the ITAT process, but the former dominates the oxide reliability. Based on the results of interface defect generation sensed by the LV-SILC, a new method to project lifetime (TBD) or monitor the oxide reliability was set up.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
