Abstract
A CMOS four quadrant analogue multiplier that can operate from a supply voltage of 1.5 V is described. The multiplier requires two linear transconductors whose input transistors are operated in their linear region. Simulation results indicate that the nonlinearity can be kept below 0.8%, across the entire differential input voltage range of +or-400 mV.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
