Abstract

One important issue for integrating atomic-layer-deposited (ALD) TaN barrier metal into Cu interconnects is a low thickness margin due to high electrical resistivity (∼50mΩcm) of ALD-TaN. In investigating this issue, the median via resistance (0.16μmdiametervias) was found to increase from 0.5 to 26Ω∕via as the ALD-TaN thickness was increased from 1 to 2nm. To reduce the resistivity of ALD-TaN, its atomic concentration on various substrates was investigated. The N/Ta ratio of ALD-TaN was found to be about 4/5 on a SiO2 substrate but about 1/2 on a Ta substrate. We also confirmed that the Ta-rich ALD-TaN film on the Ta substrate had low electrical resistivity (∼2mΩcm). We could thus successfully obtain low via resistance (5.4Ω∕via) with thick ALD-TaN (5nm) by using a PVD-Ta/ALD-TaN/PVD-Ta multilayer structure.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.