Abstract
Describes the architecture and circuit design technology for a low-power single-channel PCM CODEC and filter system. This system consists of 2 CMOS LSIs-the encoder/decoder chip using the C-R D/A conversion technique and the dual channel filter chip using the switched capacitor technique. Experimental results show how these operate with 71 mW power consumption and meet the requirements.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.