Abstract
As the portable electronic products have being used extensively, many complex logic and mathematic functions need to be operated at low supply voltage for low power requirement. Different function blocks may need different supply voltages based on the performance requirements. With the emphasis on the efficiency in the transistor level, a novel level shifter is proposed. The proposed designs embedded within the conventional digital logic gates are investigated. Compared to other counterparts, the proposed design can achieve an average of 7 times smaller in the power delay product. The design is implemented in TSMC 90nm 1P9M process.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
