Abstract
Anapproach of low power XOR gate is presented. Comparison has been done for traditional XOR and XOR heavysystems like binary to gray converter, parity checker. There are significant improvements in power consumption and area with cost of increaseddelay. As compared with traditional XOR gate this design consumes about 3 times less power and because of using less number of transistors area is decreased also. There is a disadvantage for this design in case of delay. It has about 30% more delay as compared with traditional XOR gate. Simulation was performed with SAED 32/28 nm technology.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
