Abstract
This paper presents design of 3rd order phase locked loop system for low power applications. The design focuses on reducing power consumption. This design consists of low power phase frequency detector, novel charge pump, fully differential Ring oscillator based VCO, and 2nd order passive loop filter and 7 bit digital frequency divider using 350nm, 180nm and 130nm Technology nodes at 350MHz. Results are carried out on SPICE at various technology nodes. For 3V power supply, power consumption of PLL system is reduced to 37% along with max power of 31mW and min power of 12mW and RMS Value calculated equals to 1.7 V and Average Value is 1.3 V at 350nm technology node.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
