Abstract
ACGR A that is focused on data path computations for a particular application domain is a balancing act akin to designing an ASIC and a FPGA simultaneously. Narrowing the application domain significantly makes the design of the CGRA very much like that of a programmable ASIC. Widening the application domain requires a more flexible data path that requires more configurable over head and has less overall efficiency compared to an FPGA. Are configurable architecture issued with compressed context architecture in ALU arrays. There by reducing power in cache (context memory). Architecture presented is replaceable to all processors including DSP processors and power can be reduced. Keyword: Coarse-grained reconfigurable architecture (CGRA), configuration cache, context architecture, low power
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: International Journal of Advanced Research in Computer Science
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.