Abstract
The buffer plays an important role in the design of MPSoC. The buffer mechanism influences the efficiency of link bandwidth. The buffer also provides a mechanism to synchronise the speed between the routers. The buffers are used to store packets or flits when they cannot be forwarded right away onto the output port. This paper presents discussion on buffering techniques used in the design of MPSoC. We have designed a synchronous queue for 3D MPSoC which could perform read and write operation at same time. We have generated full and AlmostFull signal to avoid overflow. The AlmostFull signal will be HIGH when one location is EMPTY to write data. The AlmostFull and full signal eliminates the overhead of sending credit information at every cycle. This reduces power dissipation from buffers. This paper presents four different low power techniques that are used to design memory for synchronous buffer-based queue.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
